**Objectives:**

* To learn behavioral Verilog coding of a combinational logic circuits using procedural model.
* To learn behavioral Verilog coding of a combinational logiccircuits using continuous assign statement.

**Answer to the post-lab Question:**

**1.** F=A’B’C+A’BC’+AB’C’+A’BC

|  |  |
| --- | --- |
| A B C | F |
| 0 0 0 | 0 |
| 0 0 1 | 1 |
| 0 1 0 | 1 |
| 0 1 1 | 0 |
| 1 0 0 | 1 |
| 1 0 1 | 1 |
| 1 1 0 | 0 |
| 1 1 1 | 0 |

The simulation results agree with the truth table prepared.

**Conclusion:**

By doing this experiment, For combinational circuits and continuous assign statement we have written behavioral Verilog code and after then we simulated these using Quartus 2 software.

**EAST WEST UNIVERSITY**

**Semester:** Fall 2016

**Course Number:** CSE 345

**Course Title:** Digital Logic Design

**Experiment No:** 03

**Experiment Title:** Behavioral Verilog Simulation of a Combinational Logic Circuit

**Name:** Md. Sakibur Rahman

**ID:** 2014-1-60-032

**Group Number:** 02

**Group IDs:**

2014-1-60-032

2014-1-60-024

2014-1-60-030

2014-1-60-055

**Date of Performance:** October 19, 2016

**Date of Submission:** November 2, 2016